


DLD Lab-14

Registers



NATIONAL UNIVERSTIY OF COMPUTER AND EMERGING SCIENCES, FAST- Peshawar Campus

Department Of Computer Science

Instructor: Engr. Waseem Ullah

EL1005 – Digital Logic Design-Lab

SEMESTER SPRING 2022

Contents

[1. Objectives: 3](#_Toc74847694)

[2. Equipment Required: 3](#_Toc74847695)

[3. Background Theory 3](#_Toc74847696)

[4. Circuit Diagram of Four Bit Universal Shift Register: 0](#_Toc74847697)

[5. Universal Shift Register IC: 0](#_Toc74847698)

[6. Characteristics Table for Universal Shift Register IC Operation: 1](#_Toc74847699)

[7. Parallel Load Operation: 1](#_Toc74847700)

[8. Shift Left Operation: 1](#_Toc74847701)

[9. Shift Right Operation: 1](#_Toc74847702)

[10. No change Operation: 2](#_Toc74847703)

[11. Procedure 2](#_Toc74847704)

# Objectives:

* Getting familiar with the design of sequential circuits on the register transfer level
* Gaining experience in using functions of shift registers for performing register transfer operations
* Gaining a close insight into the functioning and properties of the universal shift register,
* Developing skills in the composition and testing of sequential logic circuits

# Equipment Required:

* ETS-5000 Trainer Board / Multisim 14.2 /Logic.ly
* 74194 4-bit Universal Shift Register
* Jumper wires

# Background Theory


A register is used to store n-bits of information, where n is number of flipflops. A register is consists of a set of flip-flops, together with gates that perform data processing tasks. The flip-flops hold data, and the gates determine the new or transformed data to be transferred into the flip-flops. The registers have two types, one simple register and other register with parallel load. The register with parallel load is the register in which we can easily store the value of our own choice. This ability of register is controlled by a control input, if control input is 1 then the data which we want to enter is store on the register, and when the value is 0 then the data which store in the register remain store in the register. Another type of register is known as shift register. The shift register is capable of shifting its stored bits laterally in one or both direction. The logical configuration of a shift register consists of a chain of flip-flops in cascade, with the output of one flip-flop connected to the input of the next flip-flop. All flip-flops receive a common clock pulse, which activates the shift from each stage to the next.

# Circuit Diagram of Four Bit Universal Shift Register:

|  |
| --- |
|  |

# Universal Shift Register IC:





**Figure 12.2 Pin Configurations 74194**

# Characteristics Table for Universal Shift Register IC Operation:

|  |  |  |
| --- | --- | --- |
| S1 | S0 | Operation |
| 0 | 0 | No change |
| 0 | 1 | Shift Right |
| 1 | 0 | Shift Left |
| 1 | 1 | Parallel Load |

# Parallel Load Operation:

|  |  |  |  |
| --- | --- | --- | --- |
| S1 | S0 | D0D1D2D3 | Q0Q1Q2Q3 |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

# Shift Left Operation:

|  |  |  |  |
| --- | --- | --- | --- |
| S1 | S0 | D\_sl | Q0 Q1 Q2 Q3 |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

# Shift Right Operation:

|  |  |  |  |
| --- | --- | --- | --- |
| S1 | S0 | D\_sr | Q0 Q1 Q2 Q3 |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

# No change Operation:

|  |  |  |
| --- | --- | --- |
| S1 | S0 | Q0Q1Q2Q3 |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

# Procedure

1. Connect the trainer with the power supply
2. For clock, connect function generator with the power supply. Keep frequency knob on minimum, press the button for function of square wave and keep the frequency range on minimum, rotate the amplitude knob to max and get the output from it. Connect the red elegator clip with the CP pin of the IC and ground the black elegator clip.
3. Mount the IC 74LS194 on the trainer board
4. Supply the VCC and GND to the pin 16 and 8 respectively
5. Wire the pins of IC, refer to the pin configuration.
6. Drive the D’s, Dsr, Dsl, S0 & S1 inputs with input switches on the trainer board and CP input from the clock on the trainer board. Connect output Q’s to LEDs.
7. Connect the Mater Reset (MR) to input switch. When low will reset the register
8. Apply different combinations on S1, S0 and verify the corresponding function.

Observe and record the output on the LEDs.